Abstract-With selectively-deposited tungsten film grown on source/drain regions, the parasitic source/drain resistance of thinchannel polycrystalline silicon (poly-Si) thin film transistors can be greatly reduced, leading to the improvement of device driving ability. After extracting the parasitic resistance from characteristics of devices with different channel length, the influences of parasitic resistance on device performances were discussed. A physically-based equation containing the parasitic resistance effects was derived to explain the behavior of linear transconductance under high gate voltage. Good agreements were found between calculated and measured data for both the thin-channel devices with or without tungsten-clad source/drain structure.
I. INTRODUCTION

I
T has been reported that improved device performance such as high driving ability and small leakage current can be obtained by reducing the channel thickness of poly-Si TFTs [1] . However, shrinking the thickness of channel layer also enlarge the parasitic source/drain resistance, leading to a degraded driving ability. Similar problems occurred in thin-film silicon-on-insulators (SOIs) have been solved by using self-aligned silicide (SALICIDE) or selective tungsten chemical vapor deposition (SWCVD) technologies to reduce S/D resistance [2] , [3] . For thin-channel poly-Si TFTs, however, most studies focus on fabricating various raised-S/D structures [4] , [5] . The capability of using SALICIDE or SWCVD process on thin-channel poly-Si TFTs has never been verified. Moreover, when most papers address the improvement of device driving ability [4] , [5] , the parasitic resistance effects still lack for discussion. In this letter, thin-channel poly-Si TFTs with tungsten-clad S/D (W-TFTs) are demonstrated using SWCVD process, which has smaller silicon consumption than SALICIDE technologies [3] , [6] . The parasitic resistance influences are studied by extracting parasitic resistance from device characteristics. The degradation of linear transconductance caused by parasitic resistance is also explained by a physical derivation.
II. EXPERIMENTAL
Proposed W-TFTs are prepared by the following process steps with a structure shown in the inset of Fig. 1 . First, a 30 nm amorphous silicon layer was deposited by low-pressure chemical vapor deposition (LPCVD) at 550 C on oxidized silicon wafers. After active region patterning, a 60 nm tetraethoxysilane (TEOS) oxide layer and subsequently a 300 nm a-Si layer were deposited by LPCVD. The a-Si layer was then recrystallized by solid phase crystallization (SPC) at 600 C for 24 h. After defining gate electrode, n lightly-doped drain (LDD) implant was performed using phosphorus ions at a dose of 3 10 cm . A 200 nm oxide sidewall spacer abutting the gate was formed by conformal deposition of a TEOS oxide layer and subsequent reactive ion etching. Phosphorus ions at a dose of 5 cm were implanted to form the n S/D region, then activated by rapid thermal annealing (RTA) at 750 C for 20 sec. After removing the remaining oxide on source/drain regions by diluted HF, wafers were loaded into SWCVD system (ULVAC ERA-1000) to selectively deposit W film on exposed gate, source and drain regions with WF /SiH gas flow rate as and process temperature of 300 C. Conventional devices without W film deposition were also fabricated on the same wafer to serve as controls. A 500 nm Al film is deposited and defined to be metal pads. To reduce trap density and improve interface quality, wafers were also immured in an NH plasma generated by plasma enhanced CVD (PECVD) at 300 C for 1 h [7] . The cross sectional SEM image of the proposed W-TFTs is shown in Fig. 1 . It is observed that the thickness of the W film is about 120 nm and the silicon consumption in S/D region is less than 20 nm (not fully-consumed), ensuring good contact resistance in ultrathin channel devices [6] . 
III. RESULTS AND DISCUSSIONS
The comparison of typical output characteristics of thin-channel W-TFTs and conventional ones are shown in the inset of Fig. 2 . Obviously W-TFTs exhibit larger ON current than conventional ones. According to [8] , the parasitic resistance of devices can be extracted by plotting the channel width normalized ON resistance against the channel length . With different gate bias, the relationship between and can be expressed by several straight lines that extend to merge at a characteristics length representing the accumulation channel in LDD (and S/D) area and have a residual value of a gate-voltage independent parasitic resistance [8] . The ON resistance is therefore expressed as (1) where represents the channel resistance, is the gate oxide capacitance per unit area, is the intrinsic carrier mobility without the parasitic resistance effects, is the device threshold voltage, and is defined as the effective channel length. Compared to the extracted (13.2 k ) of conventional thin-channel devices, W-TFTs are found to exhibit smaller (3.5 k ). Though consists of S/D resistance and the parasitic resistance in LDD regions in our experiment, the latter one is the same by using identical LDD formation process. Accordingly, the improvement of in W-TFTs is mostly contributed by reducing the S/D resistance. The influence of is further revealed by plotting ( ) against channel length in Fig. 2(b) . When channel length scaled down, ( ) keeps rising because of the reduced channel resistance. However, for conventional TFTs, the ( ) increases much more drastically than that of W-TFTs. Moreover, the of conventional devices starts to dominate device performance when channel length is less than 2 m.
When plotting the reciprocal of the slope, versus gate voltage as given in Fig. 3 , linear relationships are found for both W-TFTs and conventional ones [8] . The slope of the curves, representing the intrinsic carrier mobility, has no dependence on the gate voltage. This implies that the grain boundary barrier height, which dominates carrier transport in poly-Si film, have negligible variation with the gate voltage in linear region [9] . As a result, the intrinsic mobility of W-TFTs is 14.4 cm /Vs while that of conventional TFTs is 11.5 cm /Vs. The linear region transconductance can be derived by
where . With and obtained previously, calculated by eqn (3) is compared with measured data in Fig. 4 . A good agreement is found, verifying the fact that the linear region is dominated by parasitic resistance effect especially in short channel devices. Larger value gives rise to smaller maximum value and severer degradation under high gate voltages.
IV. CONCLUSION
Thin-channel poly-Si TFTs with reduced parasitic resistance are fabricated by capping tungsten film on S/D regions. The parasitic resistance can be reduced to 3.8 times smaller than that of control samples. W-TFTs therefore exhibit less pronounced parasitic resistance effects. By extracting the intrinsic carrier mobility, the gate voltage is found to have no influence on carrier transport in linear region. The degradation of linear region transconductance can be explained well by including the parasitic resistance effect into device current-voltage characteristics.
